BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Canada
1 × China
1 × India
1 × Italy
1 × Korea
1 × Sweden
3 × USA
Collaborated with:
P.Falkman S.Mohajerani K.Åkesson P.Bergagard R.Malik B.Lennartson Ashfaq Farooqui A.Kobetski Adnan Khan K.Andersson J.Richardsson Martijn Goorden O.Ljungkrantz D.Spensieri Anton Zita Aida Rashidinejad M.A.Reniers Johan Eddeland S.Miremadi Martin Dahl Sabino Francesco Roselli Fredrik Hagebring S.Riazi David Thönnessen Nick Smallbone K.Claessen S.Kowalewski
Talks about:
system (8) manufactur (5) control (5) use (5) synthesi (4) model (4) composit (3) restart (3) product (3) discret (3)

Person: Martin Fabian

DBLP DBLP: Fabian:Martin

Contributed to:

CASE 20152015
CASE 20132013
CASE 20122012
CASE 20112011
CASE 20092009
CASE 20082008
CASE 20072007
CASE 20062006
CASE 20052005
CASE 20172017
CASE 20182018
CASE 20192019

Wrote 21 papers:

CASE-2015-BergagardF #automation #on the #using
On restart of automated manufacturing systems using restart states (PB, MF), pp. 166–167.
CASE-2013-MohajeraniMF #automaton #composition #finite #using #verification
Compositional nonblocking verification for extended finite-state automata using partial unfolding (SM, RM, MF), pp. 930–935.
CASE-2012-BergagardF #concurrent #multi #sequence
Deadlock avoidance for multi product manufacturing systems modeled as sequences of operations (PB, MF), pp. 515–520.
CASE-2012-MohajeraniMF #composition #synthesis
Transition removal for compositional supervisor synthesis (SM, RM, MF), pp. 694–699.
CASE-2011-MohajeraniMF #composition #nondeterminism #synthesis
Nondeterminism avoidance in compositional synthesis of discrete event systems (SM, RM, MF), pp. 19–24.
CASE-2009-AnderssonLFF #generative
Generation of restart states for manufacturing systems with discarded workpieces (KA, BL, PF, MF), pp. 191–196.
CASE-2008-LjungkrantzAF #component #industrial #logic #programming #specification #verification
Formal specification and verification of components for industrial logic control programming (OL, , MF), pp. 935–940.
CASE-2007-KobetskiRAF #behaviour
Minimization of Expected Cycle Time in Manufacturing Cells with Uncontrollable Behavior (AK, JR, , MF), pp. 14–19.
CASE-2006-AndersonRLF #distributed #multi
Sinthesis of hierarchical and distributed control functions for multi-product manufacturing cells (KA, JR, BL, MF), pp. 325–330.
CASE-2006-KobetskiSF #algorithm #comparison #coordination #scheduling
Scheduling algorithms for optimal robot cell coordination — a comparison (AK, DS, MF), pp. 381–386.
CASE-2005-LennartsonFF #architecture #flexibility
Control architecture for flexible production systems (BL, MF, PF), pp. 307–312.
CASE-2017-EddelandMFA #cyber-physical #logic
Objective functions for falsification of signal temporal logic properties in cyber-physical systems (JE, SM, MF, ), pp. 1326–1331.
CASE-2017-KhanFF #automation #framework #generative #logic #safety
Virtual engineering framework for automatic generation of control logic including safety (AK, PF, MF), pp. 648–653.
CASE-2017-ZitaMF #verification
Application of formal verification to the lane change module of an autonomous vehicle (AZ, SM, MF), pp. 932–937.
CASE-2018-FarooquiFF #automation #learning #modelling #simulation #towards
Towards Automatic Learning of Discrete-Event Models from Simulations (AF, PF, MF), pp. 857–862.
CASE-2018-KhanDFF #legacy #simulation #testing #validation
Digital Twin for Legacy Systems: Simulation Model Testing and Validation (AK, MD, PF, MF), pp. 421–426.
CASE-2019-FarooquiF #learning #modelling #synthesis #using
Synthesis of Supervisors for Unknown Plant Models Using Active Learning (AF, MF), pp. 502–508.
CASE-2019-GoordenF #synthesis
No synthesis needed, we are alright already (MG, MF), pp. 195–202.
CASE-2019-RashidinejadRF
Supervisory Control of Discrete-Event Systems in an Asynchronous Setting (AR, MAR, MF), pp. 494–501.
CASE-2019-RoselliHRFA #equivalence #on the #using
On the Use of Equivalence Classes for Optimal and Sub-Optimal Bin Covering (SFR, FH, SR, MF, ), pp. 1004–1009.
CASE-2019-ThonnessenSFCK #quickcheck #safety #testing #using
Testing Safety PLCs Using QuickCheck (DT, NS, MF, KC, SK), pp. 1–6.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.