BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Used together with:
algorithm (7)
base (7)
singl (6)
tabl (5)
rout (5)

Stem row$ (all stems)

32 papers:

Lp Row Sampling by Lewis Weights (MBC, RP), pp. 183–192.
ICMLICML-2015-ZukW #matrix #metric #rank
Low-Rank Matrix Recovery from Row-and-Column Affine Measurements (OZ, AW), pp. 2012–2020.
DACDAC-2014-XiangQZLYSL #generative
Row Based Dual-VDD Island Generation and Placement (HX, HQ, CZ, YSL, FY, AS, PFL), p. 6.
PLDIPLDI-2014-Simon #polymorphism
Optimal inference of fields in row-polymorphic records (AS), p. 13.
MLDMMLDM-2014-AbdullahiCM #approach #identification #novel #using
A Novel Approach for Identifying Banded Patterns in Zero-One Data Using Column and Row Banding Scores (FBA, FC, RM), pp. 58–72.
ASPLOSASPLOS-2013-ParkBCLN #harmful #manycore #memory management
Regularities considered harmful: forcing randomness to memory accesses to reduce row buffer conflicts for multi-core, multi-bank systems (HP, SB, JC, DL, SHN), pp. 181–192.
DATEDATE-2012-Sasao #generative
Row-shift decompositions for index generation functions (TS), pp. 1585–1590.
SACSAC-2012-KokaANSY #graph #grid
Row manipulation in the heterogeneous tabular forms with a hexadecimal grid graph model (SK, KA, KN, YS, TY), pp. 792–793.
STOCSTOC-2010-KasiviswanathanRSU #correlation #matrix #random
The price of privately releasing contingency tables and the spectra of random matrices with correlated rows (SPK, MR, AS, JU), pp. 775–784.
SACSAC-2009-XuMX #game studies
A method to construct knowledge table-base in k-in-a-row games (CX, ZMM, XX), pp. 929–933.
CASECASE-2008-TeoP #heuristic #hybrid #layout #problem
A hybrid ACO/PSO heuristic to solve single row layout problem (YTT, SGP), pp. 597–602.
DATEDATE-2008-SathanurPBMMP #algorithm #framework #scalability
A Scalable Algorithmic Framework for Row-Based Power-Gating (AVS, AP, LB, AM, EM, MP), pp. 379–384.
SIGMODSIGMOD-2008-AbadiMH #how #question
Column-stores vs. row-stores: how different are they really? (DJA, SM, NH), pp. 967–980.
VLDBVLDB-2008-JohnsonRSS #evaluation #parallel
Row-wise parallel predicate evaluation (RJ, VR, RS, GS), pp. 622–634.
HCIDHM-2007-CaoWJWC #design #feedback #visual notation
The Design and Exploitation of Visual Feedback System for Rowing (CC, CW, LJ, ZW, XC), pp. 794–802.
Returning Modified Rows — SELECT Statements with Side Effects (AB, SR, RS), pp. 987–997.
STOCSTOC-2002-CryanD #algorithm #approximate #constant #polynomial
A polynomial-time algorithm to approximately count contingency tables when the number of rows is constant (MC, MED), pp. 240–249.
Type-indexed rows (MS, EM), pp. 261–275.
DATEDATE-2000-BrennerV #performance
Faster Optimal Single-Row Placement with Fixed Ordering (UB, JV), pp. 117–121.
ECOOPECOOP-1999-PangHLS #multi #using
Multi-method Dispatch Using Multiple Row Displacement (CP, WH, YL, DS), pp. 304–328.
ICALPICALP-1998-DyerG #algorithm #polynomial
A Genuinely Polynomial-Time Algorithms for Sampling Two-Rowed Contingency Tables (MED, CSG), pp. 339–350.
DACDAC-1997-KimK #algorithm #design #layout #performance
An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design (JK, SMK), pp. 456–459.
ICALPICALP-1996-BradfordR #bound
Lower Bounds for Row Minima Searching (Extended Abstract) (PGB, KR), pp. 454–465.
ICDARICDAR-v2-1995-Smith #algorithm #detection #performance
A simple and efficient skew detection algorithm via text row accumulation (RS), pp. 1145–1148.
Minimizing Row Displacement Dispatch Tables (KD, UH), pp. 141–155.
Performance-Driven Simultaneous Place and Route for Row-Based FPGAs (SN, RAR), pp. 301–307.
DACDAC-1989-SargentB #algorithm #fault #parallel #standard
A Parallel Row-based Algorithm for Standard Cell Placement with Integrated Error Control (JSS, PB), pp. 590–593.
DACDAC-1989-SherwaniD #heuristic #problem
A New Heuristic for Single Row Routing Problems (NAS, JSD), pp. 167–172.
DACDAC-1985-HanS #algorithm
Layering algorithms for single row routing (SH, SS), pp. 516–522.
Optimal single row router (RR, SS), pp. 38–45.
DACDAC-1981-TsuiS #multi
A high-density multilayer PCB router based on necessary and sufficient conditions for single row routing (RYT, RJSI), pp. 372–381.
The minimum width routing of A 2-row 2-layer polycell-layout (TK, YK), pp. 290–296.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.