Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Mustafa Badaroglu, Kris Tiri, Stéphane Donnay, Piet Wambacq, Hugo De Man, Ingrid Verbauwhede, Georges G. E. Gielen
Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients
DAC, 2002.

DAC 2002
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2002-BadarogluTDWMVG,
	author        = "Mustafa Badaroglu and Kris Tiri and Stéphane Donnay and Piet Wambacq and Hugo De Man and Ingrid Verbauwhede and Georges G. E. Gielen",
	booktitle     = "{Proceedings of the 39th Design Automation Conference}",
	doi           = "10.1145/513918.514021",
	isbn          = "1-58113-461-4",
	pages         = "399--404",
	publisher     = "{ACM}",
	title         = "{Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients}",
	year          = 2002,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.