BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
2 × USA
Collaborated with:
S.Huang Y.Nieh W.Tu C.Chang W.Yu
Talks about:
clock (4) period (3) minimum (2) minim (2) path (2) synthesi (1) control (1) regist (1) insert (1) delay (1)

Person: Chun-Hua Cheng

DBLP DBLP: Cheng:Chun=Hua

Contributed to:

DATE 20132013
DAC 20072007
DAC 20062006

Wrote 3 papers:

Co-synthesis of data paths and clock control paths for minimum-period clock gating (WPT, SHH, CHC), pp. 1831–1836.
Clock Period Minimization with Minimum Delay Insertion (SHH, CHC, CMC, YTN), pp. 970–975.
Register binding for clock period minimization (SHH, CHC, YTN, WCY), pp. 439–444.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.