BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
2 × Germany
3 × France
3 × USA
Collaborated with:
Y.Hong G.Zhang P.Golani M.Ferretti S.Tugsinavisut A.Xie T.H.Y.Meng A.Saifhashemi H.Huang P.Bhalerao R.O.Ozdag M.Singh S.M.Nowick L.Lavagno E.Sentovich J.R.Burch K.L.McMillan
Talks about:
asynchron (5) pipelin (4) use (4) templat (3) circuit (3) state (3) care (3) don (3) control (2) analysi (2)

Person: Peter A. Beerel

DBLP DBLP: Beerel:Peter_A=

Contributed to:

DATE 20152015
DATE 20142014
DATE 20112011
DATE 20022002
DATE 19991999
DAC 19981998
DAC 19971997
DAC 19911991

Wrote 11 papers:

DATE-2015-SaifhashemiHBB #equivalence #logic #tool support #using
Logical equivalence checking of asynchronous circuits using commercial tools (AS, HHH, PB, PAB), pp. 1563–1566.
DATE-2014-ZhangB #analysis #probability
Stochastic analysis of Bubble Razor (GZ, PAB), pp. 1–6.
DATE-2011-GolaniB #multi #pipes and filters
An area-efficient multi-level single-track pipeline template (PG, PAB), pp. 1509–1512.
DATE-2002-FerrettiB #encoding #pipes and filters #using
Single-Track Asynchronous Pipeline Templates Using 1-of-N Encoding (MF, PAB), pp. 1008–1015.
DATE-2002-OzdagBSN #performance #pipes and filters
High-Speed Non-Linear Asynchronous Pipelines (ROO, PAB, MS, SMN), pp. 1000–1007.
DATE-2002-TugsinavisutB #pipes and filters
Control Circuit Templates for Asynchronous Bundled-Data Pipelines (ST, PAB), p. 1098.
DATE-1999-HongB #analysis #finite #reachability #scalability #state machine #using
Symbolic Reachability Analysis of Large Finite State Machines Using Don’t Cares (YH, PAB), p. 13–?.
DAC-1998-HongBLS #embedded
Don’t Care-Based BDD Minimization for Embedded Software (YH, PAB, LL, ES), pp. 506–509.
DAC-1998-XieB #classification #finite #markov #performance
Efficient State Classification of Finite State Markov Chains (AX, PAB), pp. 605–610.
DAC-1997-HongBBM #using
Safe BDD Minimization Using Don’t Cares (YH, PAB, JRB, KLM), pp. 208–213.
DAC-1991-BeerelM #testing
Testability of Asynchronous Timed Control Circuits with Delay Assumptions (PAB, THYM), pp. 446–451.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.