BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Germany
1 × USA
Collaborated with:
G.Baeckler S.Safarpour A.G.Veneris M.Hutton J.Schleicher S.Cheung K.K.Chua H.K.Phoo
Talks about:
fpga (2) methodolog (1) technolog (1) synthesi (1) structur (1) boolean (1) effici (1) verif (1) match (1) base (1)

Person: Richard Yuan

DBLP DBLP: Yuan:Richard

Contributed to:

DAC 20062006
DATE Designers’ Forum 20062006

Wrote 2 papers:

DAC-2006-SafarpourVBY #performance #satisfiability
Efficient SAT-based Boolean matching for FPGA technology mapping (SS, AGV, GB, RY), pp. 466–471.
DATE-DF-2006-HuttonYSBCCP #synthesis #verification
A methodology for FPGA to structured-ASIC synthesis and verification (MH, RY, JS, GB, SC, KKC, HKP), pp. 64–69.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.