BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × China
1 × Switzerland
1 × United Kingdom
3 × USA
Collaborated with:
K.Agrawal M.A.Franklin J.G.Wingbermuehle R.K.Cytron L.Ma S.Padmanabhan Y.Chen J.D.Buhler P.Li J.Buhler J.H.Buckley K.F.Wong B.L.Shing
Talks about:
stream (2) design (2) comput (2) applic (2) simul (2) logic (2) architectur (1) superoptim (1) decomposit (1) subsystem (1)

Person: Roger D. Chamberlain

DBLP DBLP: Chamberlain:Roger_D=

Contributed to:

LCTES 20142014
PPoPP 20142014
PPoPP 20132013
PPoPP 20122012
SAC 20102010
DAC 19951995
DAC 19861986
Onward! 20172017

Wrote 8 papers:

LCTES-2014-WingbermuehleCC #memory management
Superoptimization of memory subsystems (JGW, RKC, RDC), pp. 145–154.
PPoPP-2014-MaAC #algorithm #analysis #manycore #thread
Theoretical analysis of classic algorithms on highly-threaded many-core GPUs (LM, KA, RDC), pp. 391–392.
PPoPP-2013-PadmanabhanCC #composition #streaming
Decomposition techniques for optimal design-space exploration of streaming applications (SP, YC, RDC), pp. 285–286.
PPoPP-2012-BuhlerALC #concurrent #performance #streaming
Efficient deadlock avoidance for streaming computation with filtering (JDB, KA, PL, RDC), pp. 235–246.
SAC-2010-ChamberlainBFB #architecture #development
Application-guided tool development for architecturally diverse computation (RDC, JB, MAF, JHB), pp. 496–501.
DAC-1995-Chamberlain #logic #parallel #simulation
Parallel Logic Simulation of VLSI Systems (RDC), pp. 139–143.
DAC-1986-WongFCS #logic #simulation #statistics
Statistics on logic simulation (KFW, MAF, RDC, BLS), pp. 13–19.
Onward-2017-Chamberlain #design #programming language
Assessing user preferences in programming language design (RDC), pp. 18–29.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.