Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Roman Kuznar, Franc Brglez, Baldomir Zajc
Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect
DAC, 1994.

DAC 1994
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1994-KuznarBZ,
	author        = "Roman Kuznar and Franc Brglez and Baldomir Zajc",
	booktitle     = "{Proceedings of the 31st Design Automation Conference}",
	doi           = "10.1145/196244.196364",
	isbn          = "0-7803-1836-6",
	pages         = "238--243",
	publisher     = "{ACM Press}",
	title         = "{Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect}",
	year          = 1994,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.