Automated modeling and emulation of interconnect designs for many-core chip multiprocessors
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Colin J. Ihrig, Rami G. Melhem, Alex K. Jones
Automated modeling and emulation of interconnect designs for many-core chip multiprocessors
DAC, 2010.

DAC 2010
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2010-IhrigMJ,
	author        = "Colin J. Ihrig and Rami G. Melhem and Alex K. Jones",
	booktitle     = "{Proceedings of the 47th Design Automation Conference}",
	doi           = "10.1145/1837274.1837383",
	isbn          = "978-1-4503-0002-5",
	pages         = "431--436",
	publisher     = "{ACM}",
	title         = "{Automated modeling and emulation of interconnect designs for many-core chip multiprocessors}",
	year          = 2010,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.