BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
1 × Germany
8 × USA
Collaborated with:
M.A.Horowitz S.Youn M.Horowitz C.Gu J.Jang M.Park S.Jung Y.Choi B.Lim M.Jeeradit J.Ren K.D.Jones J.G.Maneatis I.McClatchie J.Maxey M.Shankaradas
Talks about:
system (4) signal (4) mix (4) analog (3) generat (2) circuit (2) optim (2) high (2) probabilist (1) methodolog (1)

Person: Jaeha Kim

DBLP DBLP: Kim:Jaeha

Contributed to:

DAC 20142014
DAC 20132013
DAC 20122012
DAC 20112011
DAC 20102010
DATE 20102010
CAV 20092009
DAC 20092009
DAC 20072007
DAC 20032003

Wrote 10 papers:

DAC-2014-YounGK #debugging #locality #probability #statistics
Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data (SY, CG, JK), p. 6.
DAC-2013-JangPK #simulation
An event-driven simulation methodology for integrated switching power supplies in SystemVerilog (JEJ, MJP, JK), p. 7.
DAC-2012-JungCK #optimisation #variability
Variability-aware, discrete optimization for analog circuits (SJ, YC, JK), pp. 536–541.
DAC-2011-YounKH #analysis #convergence
Global convergence analysis of mixed-signal systems (SY, JK, MH), pp. 498–503.
DAC-2010-LimKH #functional #generative #modelling #performance
An efficient test vector generation for checking analog/mixed-signal functional models (BL, JK, MAH), pp. 767–772.
DATE-2010-JeeraditKH #optimisation
Intent-leveraged optimization of analog circuits via homotopy (MJ, JK, MH), pp. 1614–1619.
CAV-2009-Kim #performance #verification
Mixed-Signal System Verification: A High-Speed Link Example (JK), p. 16.
DAC-2009-KimRH #analysis #probability
Stochastic steady-state and AC analyses of mixed-signal systems (JK, JR, MAH), pp. 376–381.
DAC-2007-KimJH #estimation #monte carlo #performance
Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch (JK, KDJ, MAH), pp. 440–443.
DAC-2003-ManeatisKMMS #generative #multi #self
Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL (JGM, JK, IM, JM, MS), pp. 688–690.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.