BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Brazil
1 × Finland
1 × India
1 × South Africa
1 × Switzerland
1 × The Netherlands
11 × USA
2 × Belgium
2 × United Kingdom
3 × Italy
4 × France
4 × Germany
Collaborated with:
P.Sampath A.C.Rajeev A.A.Gadkari S.Mohalik K.C.Shashidhar M.G.Nanda M.Satpathy V.D'Silva S.N.Krishna G.K.Narwane S.Arora A.Sowmya A.R.Kulkarni P.Bhaduri S.Mahajan M.G.Dixit J.Millo A.Petrenko O.N.Timo A.Yeolekar P.Dasgupta G.Berry R.K.Shyamasundar A.Trivedi S.K.Jha C.J.Langmead D.D'Souza M.Gopinathan M.J.Butler M.Leuschel J.Chen M.H.Alalfi T.R.Dean K.Avnit S.Parameswaran S.Sonalkar N.Chandra B.Vijayalakshmi P.Peranandam S.Raviram A.Kanade R.Alur F.Ivancic S.Sankaranarayanan J.Suresh D.Goswami M.Lukasiewycz M.Kauer S.Steinhorst A.Masrur S.Chakraborty P.V.Suman P.K.Pandya S.Jiang M.Famelis L.Lucio G.M.K.Selim A.D.Sandro R.Salay M.Chechik J.R.Cordy J.Dingel H.Vangheluwe
Talks about:
model (13) test (8) generat (7) verif (6) program (5) system (5) time (5) base (5) softwar (4) control (4)

Person: S. Ramesh

DBLP DBLP: Ramesh:S=

Contributed to:

DAC 20152015
DAC 20142014
DAC 20132013
IFM 20132013
DATE 20122012
RE 20122012
SPLC 20122012
DAC 20112011
DATE 20112011
RE 20112011
ASE 20102010
DATE 20102010
CASE 20092009
CAV 20092009
CAV 20082008
DAC 20082008
DATE 20082008
SEFM 20082008
A-MOST 20072007
SEFM 20072007
TAP 20072007
DATE 20052005
CAV 20042004
DATE v1 20042004
SAC 20032003
SCAM 20032003
ISSTA 20002000
CAV 19991999
ICLP 19971997
POPL 19931993
ICMT 20152015
ECMFA 20182018

Wrote 34 papers:

DAC-2015-KrishnaNRT #analysis #composition #modelling #product line
Compositional modeling and analysis of automotive feature product lines (SNK, GKN, SR, AT), p. 6.
DAC-2015-PetrenkoTR #challenge #modelling #testing
Model-based testing of automotive software: some challenges and solutions (AP, ONT, SR), p. 6.
DAC-2014-SampathRR #c #validation
Translation Validation for Stateflow to C (PS, ACR, SR), p. 6.
DAC-2013-GoswamiLKSMCR #development #modelling #verification
Model-based development and verification of control software for electric vehicles (DG, ML, MK, SS, AM, SC, SR), p. 9.
IFM-2013-MilloRKN #composition #product line #verification
Compositional Verification of Software Product Lines (JVM, SR, SNK, GKN), pp. 109–123.
DATE-2012-PeranandamRSYGR #generative #modelling #testing
An integrated test generation tool for enhanced coverage of Simulink/Stateflow models (PP, SR, MS, AY, AAG, SR), pp. 308–311.
DATE-2012-RajeevMR #architecture #constraints #distributed #embedded #verification
Verifying timing synchronization constraints in distributed embedded architectures (ACR, SM, SR), pp. 200–205.
RE-2012-AroraSR #feature model #interactive #nondeterminism
Resolving uncertainty in automotive feature interactions (SA, PS, SR), pp. 21–30.
SPLC-2012-MohalikRMKN
Tracing SPLs precisely and efficiently (SM, SR, JVM, SNK, GKN), pp. 186–195.
DAC-2011-RameshG #design #modelling #verification
Rigorous model-based design & verification flow for in-vehicle software (SR, AAG), pp. 13–16.
DATE-2011-JhaLMR #simulation #statistics #trade-off #verification
When to stop verification?: Statistical trade-off between expected loss and simulation cost (SKJ, CJL, SM, SR), pp. 1309–1314.
RE-2011-SampathAR #evolution #specification
Evolving specifications formally (PS, SA, SR), pp. 5–14.
ASE-2010-RajeevSSR #code generation #named #testing
CoGenTe: a tool for code generator testing (ACR, PS, KCS, SR), pp. 349–350.
DATE-2010-DixitDR #component #embedded #realtime
Taming the component timing: A CBD methodology for real-time embedded systems (MGD, PD, SR), pp. 1649–1652.
CASE-2009-DSouzaGRS #realtime
Supervisory control for real-time systems based on conflict-tolerant controllers (DD, MG, SR, PS), pp. 555–560.
CAV-2009-KanadeAIRSS #generative #modelling
Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models (AK, RA, FI, SR, SS, KCS), pp. 430–445.
CAV-2008-GadkariYSRMS #automation #embedded #generative #named
AutoMOTGen: Automatic Model Oriented Test Generator for Embedded Control Systems (AAG, AY, JS, SR, SM, KCS), pp. 204–208.
DAC-2008-MohalikRDRSPJ #analysis #embedded #latency #model checking #realtime
Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts (SM, ACR, MGD, SR, PVS, PKP, SJ), pp. 296–299.
DATE-2008-AvnitDSRP #approach #formal method #problem #protocol
A Formal Approach To The Protocol Converter Problem (KA, VD, AS, SR, SP), pp. 294–299.
SEFM-2008-SampathRRS #behaviour #code generation #testing
Behaviour Directed Testing of Auto-code Generators (PS, ACR, SR, KCS), pp. 191–200.
A-MOST-2007-SatpathyR #abstraction #formal method #generative #model checking #modelling #refinement #testing
Test case generation from formal models through abstraction refinement and model checking (MS, SR), pp. 85–94.
SEFM-2007-SampathRSR #case study #generative #how #using
How to Test Program Generators? A Case Study using flex (PS, ACR, KCS, SR), pp. 80–92.
TAP-2007-SatpathyBLR #automation #specification #testing
Automatic Testing from Formal Specifications (MS, MJB, ML, SR), pp. 95–113.
DATE-2005-GadkariR #automation #monitoring #specification #synthesis #using #visual notation
Automated Synthesis of Assertion Monitors using Visual Specifications (AAG, SR), pp. 390–395.
CAV-2004-RameshSDCV #modelling #tool support #verification
A Toolset for Modelling and Verification of GALS Systems (SR, SS, VD, NC, BV), pp. 506–509.
DATE-v1-2004-DSilvaRS #architecture #automaton #communication #framework #modelling #protocol #verification
Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures (VD, SR, AS), pp. 390–395.
SAC-2003-NandaR #analysis #java #parallel #pointer #source code #thread
Pointer Analysis of Multithreaded Java Programs (MGN, SR), pp. 1068–1075.
SCAM-2003-KulkarniR #slicing #source code
Static Slicing of Reactive Programs (ARK, SR), pp. 98–107.
ISSTA-2000-NandaR #concurrent #slicing #source code
Slicing concurrent programs (MGN, SR), pp. 180–190.
CAV-1999-RameshB #case study #design #pipes and filters #tool support #using #validation
Validation of Pipelined Processor Designs Using Esterel Tools: A Case Study (SR, PB), pp. 84–95.
ICLP-1997-Mahajan #concurrent #logic programming #π-calculus
Concurrent Logic Programming and π Calculus (SM, SR), p. 411.
POPL-1993-BerryRS #communication #process
Communicating Reactive Processes (GB, SR, RKS), pp. 85–98.
ICMT-2015-FamelisLSSSCCDV #case study #migration #product line
Migrating Automotive Product Lines: A Case Study (MF, LL, GMKS, ADS, RS, MC, JRC, JD, HV, SR), pp. 82–97.
ECMFA-2018-ChenADR #implementation #modelling
Modeling AUTOSAR Implementations in Simulink (JC, MHA, TRD, SR), pp. 279–292.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.