Proceedings of the 14th International Conference on High-Performance Computer Architecture
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter


Proceedings of the 14th International Conference on High-Performance Computer Architecture
HPCA, 2008.

SYS
DBLP
Scholar
CSDL
Full names Links ISxN
@proceedings{HPCA-2008,
	address       = "Salt Lake City, Utah, USA",
	ee            = "http://www.computer.org/csdl/proceedings/hpca/2008/2070/00/index.html",
	isbn          = "978-1-4244-2070-4",
	publisher     = "{IEEE Computer Society}",
	title         = "{Proceedings of the 14th International Conference on High-Performance Computer Architecture}",
	year          = 2008,
}

Contents (37 items)

HPCA-2008-Rattner
Intel’s Tera-scale Computing Project: The first five years, the next five years (JR), p. 1.
HPCA-2008-SalapuraBG #design #implementation
Design and implementation of the blue gene/P snoop filter (VS, MAB, AG), pp. 5–14.
HPCA-2008-LeighRS #architecture #convergence
Fabric convergence implications on systems architecture (KL, PR, JS), pp. 15–26.
HPCA-2008-DiaoS #cpu #predict #process
Prediction of CPU idle-busy activity pattern (QD, JJS), pp. 27–36.
HPCA-2008-LeeKMP #predict #using
Performance-aware speculation control using wrong path usefulness prediction (CJL, HK, OM, YNP), pp. 39–49.
HPCA-2008-MalikADF #named #predict
PaCo: Probability-based path confidence prediction (KM, MA, VD, MIF), pp. 50–61.
HPCA-2008-MalikASWF #independence #parallel #predict
Branch-mispredict level parallelism (BLP) for control independence (KM, MA, SSS, KMW, MIF), pp. 62–73.
HPCA-2008-GaoMDZ #branch #correlation #locality #novel #predict
Address-branch correlation: A novel locality for long-latency hard-to-predict branches (HG, YM, MD, HZ), pp. 74–85.
HPCA-2008-UsecheGBAR #energy #named
EXCES: External caching in energy saving storage systems (LU, JG, MB, MA, RR), pp. 89–100.
HPCA-2008-WangC #clustering #feedback #optimisation #performance
Cluster-level feedback power control for performance optimization (XW, MC), pp. 101–110.
HPCA-2008-RamosB #named #predict
C-Oracle: Predictive thermal management for data centers (LER, RB), pp. 111–122.
HPCA-2008-KimGWB #analysis #performance #using
System level analysis of fast, per-core DVFS using on-chip switching regulators (WK, MSG, GYW, DMB), pp. 123–134.
HPCA-2008-SubramaniamPL #dependence #memory management #named #predict #smt
PEEP: Exploiting predictability of memory dependences in SMT processors (SS, MP, GHL), pp. 137–148.
HPCA-2008-RamirezPSV #performance #smt #thread
Runahead Threads to improve SMT performance (TR, AP, OJS, MV), pp. 149–158.
HPCA-2008-RogersYCPS #distributed #memory management #multi
Single-level integrity and confidentiality protection for distributed shared memory multiprocessors (BR, CY, SC, MP, YS), pp. 161–172.
HPCA-2008-VenkataramaniDSP #named #programmable
FlexiTaint: A programmable accelerator for dynamic taint propagation (GV, ID, YS, MP), pp. 173–184.
HPCA-2008-Hill #manycore
Amdahl’s Law in the multicore era (MDH), p. 187.
HPCA-2008-ChangCKNRST #multi
CMP network-on-chip overlaid with multi-band RF-interconnect (MFC, JC, AK, MN, GR, ES, SWT), pp. 191–202.
HPCA-2008-GratzGK
Regional congestion awareness for load balance in networks-on-chip (PG, BG, SWK), pp. 203–214.
HPCA-2008-DasMNPNIYD #architecture #optimisation #performance
Performance and power optimization through data compression in Network-on-Chip architectures (RD, AKM, CN, DP, VN, RRI, MSY, CRD), pp. 215–225.
HPCA-2008-JoshiEJI #automation #generative
Automated microprocessor stressmark generation (AMJ, LE, LKJ, CI), pp. 229–239.
HPCA-2008-LeeB #architecture #design #optimisation
Roughness of microarchitectural design topologies and its implications for optimization (BCL, DMB), pp. 240–251.
HPCA-2008-SalverdaZ #constraints #performance
Fundamental performance constraints in horizontal fusion of in-order cores (PS, CBZ), pp. 252–263.
HPCA-2008-WellsS
Serializing instructions in system-intensive workloads: Amdahl’s Law strikes again (PMW, GSS), pp. 264–275.
HPCA-2008-ChungDKK #memory management #thread #transaction #using
Thread-safe dynamic binary translation using transactional memory (JC, MD, HK, CK), pp. 279–289.
HPCA-2008-ZhongMLM #parallel
Uncovering hidden loop level parallelism in sequential applications (HZ, MM, SAL, SAM), pp. 290–301.
HPCA-2008-HurL #approach #power management
A comprehensive approach to DRAM power management (IH, CL), pp. 305–316.
HPCA-2008-AggarwalCLS #power management
Power-Efficient DRAM Speculation (NA, JFC, MHL, JES), pp. 317–328.
HPCA-2008-LarsonSDDYGSKS #interactive #simulation
High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation (RHL, JKS, ROD, MMD, CY, JPG, YS, JLK, DES), pp. 331–342.
HPCA-2008-KuskinYGBDDS #flexibility #simulation
Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation (JK, CY, JPG, BB, MMD, ROD, DES), pp. 343–354.
HPCA-2008-FenschC #hardware
An OS-based alternative to full hardware coherence on tiled CMPs (CF, MC), pp. 355–366.
HPCA-2008-LinLDZZS #clustering #manycore #simulation
Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems (JL, QL, XD, ZZ, XZ, PS), pp. 367–378.
HPCA-2008-GuptaRSWB #commit #induction #named
DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors (MSG, KKR, MDS, GYW, DMB), pp. 381–392.
HPCA-2008-RashidH #concurrent #parallel #source code #thread
Supporting highly-decoupled thread-level redundancy for parallel programs (MWR, MCH), pp. 393–404.
HPCA-2008-KumarA #trade-off #validation
Speculative instruction validation for performance-reliability trade-off (SK, AA), pp. 405–414.
HPCA-2008-ChenMP #constraints #graph #memory management #runtime #using #validation
Runtime validation of memory ordering using constraint graph checking (KC, SM, PP), pp. 415–426.
HPCA-2008-Allen #compilation #parallel
Compilers and parallel computing systems (FEA), p. 429.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.