BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Canada
1 × Germany
2 × China
2 × France
3 × USA
Collaborated with:
M.T.Kandemir W.Ding J.Liu T.Yemliha O.Jang M.J.Irwin Ö.Özturk P.Yedlapalli H.Zhao S.P.Muralidhara E.H.Wilson X.Tang E.Kultursay J.Srinivas S.Srikantaiah L.Deng C.Chakrabarti N.Pitsianis X.Sun
Talks about:
multicor (5) chip (4) cach (4) awar (4) schedul (3) optim (3) multiprocessor (2) compil (2) access (2) local (2)

Person: Yuanrui Zhang

DBLP DBLP: Zhang:Yuanrui

Contributed to:

PLDI 20152015
CGO 20132013
DAC 20122012
PLDI 20122012
CGO 20112011
HPDC 20112011
DATE 20102010
PLDI 20102010
DATE 20092009

Wrote 10 papers:

PLDI-2015-DingTKZK #multi #optimisation
Optimizing off-chip accesses in multicores (WD, XT, MTK, YZ, EK), pp. 131–142.
CGO-2013-DingZKSY #multi #scheduling
Locality-aware mapping and scheduling for multicores (WD, YZ, MTK, JS, PY), p. 12.
DAC-2012-ZhaoJDZKI #design #hybrid #multi #optimisation
A hybrid NoC design for cache coherence optimization for chip multiprocessors (HZ, OJ, WD, YZ, MTK, MJI), pp. 834–842.
PLDI-2012-LiuZJDK #compilation #framework #parallel
A compiler framework for extracting superword level parallelism (JL, YZ, OJ, WD, MTK), pp. 347–358.
CGO-2011-KandemirZLY #locality #multi #optimisation
Neighborhood-aware data locality optimization for NoC-based multicores (MTK, YZ, JL, TY), pp. 191–200.
CGO-2011-LiuZDK #manycore #scheduling
On-chip cache hierarchy-aware tile scheduling for multicore machines (JL, YZ, WD, MTK), pp. 161–170.
HPDC-2011-ZhangLWK #data access #energy #scheduling
Software-directed data access scheduling for reducing disk energy consumption (YZ, JL, EHW, MTK), pp. 281–282.
DATE-2010-ZhangDYMZKCPS #code generation #compilation #evaluation
A special-purpose compiler for look-up table and code generation for function evaluation (YZ, LD, PY, SPM, HZ, MTK, CC, NP, XS), pp. 1130–1135.
PLDI-2010-KandemirYMSIZ #multi
Cache topology aware computation mapping for multicores (MTK, TY, SPM, SS, MJI, YZ), pp. 74–85.
DATE-2009-KandemirZO #adaptation #multi
Adaptive prefetching for shared cache based chip multiprocessors (MTK, YZ, ÖÖ), pp. 773–778.
Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.