BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × USA
4 × Germany
5 × France
Collaborated with:
R.Hermida J.M.Mendías R.Ruiz-Sautua J.M.Mendias A.A.D.Barrio S.O.Memik
Talks about:
synthesi (6) level (6) high (6) multipl (3) circuit (3) optim (3) behaviour (2) perform (2) precis (2) object (2)

Person: María C. Molina

DBLP DBLP: Molina:Mar=iacute=a_C=

Contributed to:

DATE 20132013
DATE 20112011
DATE 20102010
DATE 20072007
DATE 20062006
DATE 20052005
DATE v1 20042004
DATE 20032003
DAC 20022002
DATE 20022002

Wrote 10 papers:

DATE-2013-BarrioHMMM #multi #synthesis
Multispeculative additive trees in high-level synthesis (AADB, RH, SOM, JMM, MCM), pp. 188–193.
DATE-2011-BarrioMMMH #optimisation
Power optimization in heterogenous datapaths (AADB, SOM, MCM, JMM, RH), pp. 1400–1405.
DATE-2010-BarrioMMHM #functional #synthesis #using
Using Speculative Functional Units in high level synthesis (AADB, MCM, JMM, RH, SOM), pp. 1779–1784.
DATE-2007-MolinaRMH #multi #optimisation #synthesis
Area optimization of multi-cycle operators in high-level synthesis (MCM, RRS, JMM, RH), pp. 449–454.
DATE-2006-Ruiz-SautuaMMH #multi #optimisation #performance
Pre-synthesis optimization of multiplications to improve circuit performance (RRS, MCM, JMM, RH), pp. 1306–1311.
DATE-2005-Ruiz-SautuaMMH #behaviour #performance #synthesis
Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis (RRS, MCM, JMM, RH), pp. 1252–1257.
DATE-v1-2004-MolinaRMH #behaviour #scheduling
Behavioural Bitwise Scheduling Based on Computational Effort Balancing (MCM, RRS, JMM, RH), pp. 684–685.
DATE-2003-MolinaMH #hardware
High-Level Allocation to Minimize Internal Hardware Wastage (MCM, JMM, RH), pp. 10264–10269.
DAC-2002-MolinaMH #multi #synthesis
High-level synthesis of multiple-precision circuitsindependent of data-objects length (MCM, JMM, RH), pp. 612–615.
DATE-2002-MolinaMH #independence #multi
Multiple-Precision Circuits Allocation Independent of Data-Objects Length (MCM, JMM, RH), pp. 909–913.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.