BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
1 × Germany
1 × United Kingdom
5 × USA
Collaborated with:
K.Chakrabarty P.Piyachon T.Ho L.Wenyin L.N.Bhuyan J.Yu J.Yang X.Chen H.Hsieh F.Balarin
Talks about:
design (5) microfluid (3) biochip (3) digit (3) processor (2) cyberphys (2) approach (2) perform (2) pattern (2) network (2)

Person: Yan Luo

DBLP DBLP: Luo:Yan

Contributed to:

DAC 20132013
DAC 20122012
DATE 20122012
DAC 20082008
DAC 20072007
DAC 20052005
DATE DF 20042004
ICDAR 20032003

Wrote 8 papers:

DAC-2013-LuoCH #design #nondeterminism
Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations (YL, KC, TYH), p. 7.
DAC-2012-LuoC #design
Design of pin-constrained general-purpose digital microfluidic biochips (YL, KC), pp. 18–25.
DATE-2012-LuoCH #approach #fault #synthesis
A cyberphysical synthesis approach for error recovery in digital microfluidic biochips (YL, KC, TYH), pp. 1239–1244.
DAC-2008-PiyachonL #automaton #design #finite #pattern matching #performance
Design of high performance pattern matching engine through compact deterministic finite automata (PP, YL), pp. 852–857.
DAC-2007-PiyachonL #pattern matching #performance #state machine
Compact State Machines for High Performance Pattern Matching (PP, YL), pp. 493–496.
DAC-2005-LuoYYB #design #network #power management #using
Low power network processor design using clock gating (YL, JY, JY, LNB), pp. 712–715.
DATE-DF-2004-ChenLHBB #design #network
Utilizing Formal Assertions for System Design of Network Processors (XC, YL, HH, LNB, FB), pp. 126–133.
ICDAR-2003-LuoL #approach #recognition #using
Engineering Drawings Recognition Using a Case-based Approach (YL, LW), pp. 190–194.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.