BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
2 × USA
Collaborated with:
S.K.Lim M.Pathak J.Yang Y.Lee D.Z.Pan
Talks about:
die (2) placement (1) thermal (1) exploit (1) analysi (1) stress (1) layout (1) applic (1) optim (1) coupl (1)

Person: Krit Athikulwongse

DBLP DBLP: Athikulwongse:Krit

Contributed to:

DAC 20122012
DAC 20102010

Wrote 2 papers:

DAC-2012-AthikulwongsePL #3d
Exploiting die-to-die thermal coupling in 3D IC placement (KA, MP, SKL), pp. 741–746.
DAC-2010-YangALLP #3d #analysis #layout #optimisation
TSV stress aware timing analysis with applications to 3D-IC layout optimization (JSY, KA, YJL, SKL, DZP), pp. 803–806.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.