BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Canada
1 × Denmark
10 × USA
2 × France
Collaborated with:
J.J.Joyce M.Aagaard R.B.Jones R.E.Bryant J.Yang S.Hazelhurst Z.Zhu J.A.Brzozowski D.L.Beatty J.Moondanos Z.Hanna D.Kaiss R.Kaivola K.R.Kohatsu S.Chakraborty Z.Khasidashvili R.Gajavelly T.Haldankar D.Chhatani R.Mistry
Talks about:
symbol (5) verif (5) evalu (5) trajectori (4) formal (4) theorem (3) ternari (3) hardwar (3) combin (3) prove (3)

Person: Carl-Johan H. Seger

DBLP DBLP: Seger:Carl=Johan_H=

Contributed to:

CAV 20152015
CAV 20042004
CAV 20012001
CADE 20002000
DAC 20002000
ICFP 20002000
DAC 19991999
DAC 19981998
CAV 19941994
DAC 19931993
CAV 19911991
DAC 19911991
CAV 19901990
ICALP 19861986

Wrote 15 papers:

CAV-2015-ChakrabortyKSGH #evaluation
Word-Level Symbolic Trajectory Evaluation (SC, ZK, CJHS, RG, TH, DC, RM), pp. 128–143.
CAV-2004-YangS #composition #model checking #specification
Compositional Specification and Model Checking in GSTE (JY, CJHS), pp. 216–228.
CAV-2001-MoondanosSHK #divide and conquer #equivalence #logic #named #verification
CLEVER: Divide and Conquer Combinational Logic Equivalence VERification with False Negative Elimination (JM, CJHS, ZH, DK), pp. 131–143.
CADE-2000-Seger #float #model checking #proving #theorem proving
Connecting Bits with Floating-Point Numbers: Model Checking and Theorem Proving in Practice (CJHS), p. 235.
DAC-2000-AagaardJKKS #algorithm #verification
Formal verification of iterative algorithms in microprocessors (MA, RBJ, RK, KRK, CJHS), pp. 201–206.
ICFP-2000-Seger #functional #hardware #programming #verification
Combining functional programming and hardware verification (CJHS), p. 244.
DAC-1999-AagaardJS #constraints #parametricity
Parametric Representations of Boolean Constraints (MA, RBJ, CJHS), pp. 402–407.
DAC-1998-AagaardJS #evaluation #industrial #proving #theorem proving
Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment (MA, RBJ, CJHS), pp. 538–541.
CAV-1994-HazelhurstS #evaluation
Composing Symbolic Trajectory Evaluation Results (SH, CJHS), pp. 273–285.
CAV-1994-ZhuS #hardware
The Completeness of a Hardware Inference System (ZZ, CJHS), pp. 286–298.
DAC-1993-JoyceS #evaluation #interactive #symbolic computation
Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving (JJJ, CJHS), pp. 469–474.
CAV-1991-SegerJ #using #verification
A Two-Level Formal Verification Methodology using HOL and COSMOS (CJHS, JJJ), pp. 299–309.
DAC-1991-BryantBS #evaluation #hardware #verification
Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation (REB, DLB, CJHS), pp. 397–402.
CAV-1990-BryantS #modelling #using #verification
Formal Verification of Digital Circuits Using Symbolic Ternary System Models (REB, CJHS), pp. 33–43.
ICALP-1986-BrzozowskiS #analysis #network #simulation
Correspondence between Ternary Simulation and Binary Race Analysis in Gate Networks (JAB, CJHS), pp. 69–78.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.