BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Italy
6 × USA
Collaborated with:
A.Welc A.Adl-Tabatabai R.Narayanaswamy H.Volos T.Shpeisman M.Girkar P.H.Wang H.Wang A.Sodan G.R.Gao O.Maquelin J.Schultz J.D.Collins G.N.Chinya H.Jiang N.Y.Yang G.Lueh A.Kejariwal W.Li S.Kozhukhov U.Banerjee A.Nicolau A.V.Veidenbaum C.D.Polychronopoulos D.Kim S.Liao J.d.Cuvillo X.Zou D.Yeung J.P.Shen Y.Ni M.Bach S.Berkowits J.Cownie R.Geva S.Kozhukow J.Olivier S.Preis B.Saha A.Tal
Talks about:
implement (3) transact (3) thread (3) system (3) design (3) multithread (2) architectur (2) parallel (2) memori (2) nest (2)

Person: Xinmin Tian

DBLP DBLP: Tian:Xinmin

Contributed to:

ECOOP 20092009
PPoPP 20092009
OOPSLA 20082008
PLDI 20072007
PPoPP 20072007
CGO 20042004
PPoPP 19971997

Wrote 7 papers:

ECOOP-2009-VolosWASTN #design #implementation #memory management #named #parallel #transaction
NePaLTM: Design and Implementation of Nested Parallelism for Transactional Memory Systems (HV, AW, ARAT, TS, XT, RN), pp. 123–147.
PPoPP-2009-VolosWASTN #design #implementation #memory management #named #parallel #transaction
NePalTM: design and implementation of nested parallelism for transactional memory systems (HV, AW, ARAT, TS, XT, RN), pp. 291–292.
OOPSLA-2008-NiWABBCGKNOPSTT #c #c++ #design #implementation #transaction
Design and implementation of transactional constructs for C/C++ (YN, AW, ARAT, MB, SB, JC, RG, SK, RN, JO, SP, BS, AT, XT), pp. 195–212.
PLDI-2007-WangCCJTGYLW #architecture #manycore #named #parallel #programming #thread
EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system (PHW, JDC, GNC, HJ, XT, MG, NYY, GYL, HW), pp. 156–166.
PPoPP-2007-KejariwalTGLKBNVP #analysis #concurrent #cpu #performance #specification #thread #using
Tight analysis of the performance potential of thread speculation using spec CPU 2006 (AK, XT, MG, WL, SK, UB, AN, AVV, CDP), pp. 215–225.
CGO-2004-KimLWCTZWYGS #physics #thread
Physical Experimentation with Prefetching Helper Threads on Intel’s Hyper-Threaded Processors (DK, SWL, PHW, JdC, XT, XZ, HW, DY, MG, JPS), pp. 27–38.
PPoPP-1997-SodanGMST #architecture #case study #experience #parallel #thread
Experiences with Non-numeric Applications on Multithreaded Architectures (AS, GRG, OM, JUS, XT), pp. 124–135.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.