BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Canada
9 × USA
Collaborated with:
H.N.Nham D.Dutt S.Nahar R.Varadarajan C.R.Bonapace H.Shin A.K.Bose A.Singhal R.M.Arlein J.Matousek W.L.Steiger C.Ong J.Li K.Chiang C.Chen P.Subramaniam S.Yao C.Cheng P.Kozak E.Pacas-Skewes K.W.Wu
Talks about:
algorithm (4) compact (4) generat (3) vlsi (3) cell (3) circuit (2) automat (2) symbol (2) layout (2) effici (2)

Person: Chi-Yuan Lo

DBLP DBLP: Lo:Chi=Yuan

Contributed to:

DAC 19931993
SIGMOD 19931993
STOC 19921992
DAC 19911991
DAC 19901990
DAC 19891989
DAC 19881988
DAC 19841984
DAC 19831983
DAC 19821982

Wrote 13 papers:

DAC-1993-YaoCDNL #using
Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP (SZY, CKC, DD, SN, CYL), pp. 395–400.
SIGMOD-1993-SinghalAL #design #named #object-oriented
DDB: An Object Oriented Design Data Manager for VLSI CAD (AS, RMA, CYL), pp. 467–470.
Ham-Sandwich Cuts in R^d (CYL, JM, WLS), pp. 539–545.
DAC-1991-DuttL #assembly #constraints #generative #on the
On Minimal Closure Constraint Generation for Symbolic Cell Assembly (DD, CYL), pp. 736–739.
DAC-1990-LoV #algorithm
An O(n1.5logn) 1-d Compaction Algorithm (CYL, RV), pp. 382–387.
DAC-1989-BonapaceL #algorithm #design
An O(nlogm) Algorithm for VLSI Design Rule Checking (CRB, CYL), pp. 503–507.
DAC-1989-Lo #automation #generative #layout
Automatic Tub Region Generation for Symbolic Layout Compaction (CYL), pp. 302–306.
DAC-1989-OngLL #automation #named #synthesis
GENAC: An Automatic Cell Synthesis Tool (CLO, JTL, CYL), pp. 239–244.
DAC-1989-ShinL #2d #algorithm #layout #performance
An Efficient Two-Dimensional Layout Compaction Algorithm (HS, CYL), pp. 290–295.
DAC-1988-ChiangNL #algorithm #analysis #performance
Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2 (KWC, SN, CYL), pp. 471–475.
DAC-1984-ChenLNS #generative
The second generation motis mixed-mode simulator (CFC, CYL, HNN, PS), pp. 10–17.
DAC-1983-LoNB #data type
A data structure for MOS circuits (CYL, HNN, AKB), pp. 619–624.
DAC-1982-BoseKLNPW #fault
A fault simulator for MOS LSI circuits (AKB, PK, CYL, HNN, EPS, KWW), pp. 400–409.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.