BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
8 × USA
Collaborated with:
D.C.Wilson P.M.Hefferan H.N.Brady W.A.D.Jr. R.Y.Tsui M.J.Lorenzetti W.G.Cage J.H.Tracey J.W.Smith K.S.Smith V.K.Smith P.A.Preston G.B.Goates R.Harris V.Burdick D.L.Nelson
Talks about:
router (4) techniqu (3) comparison (2) parallel (2) multilay (2) circuit (2) layout (2) design (2) simul (2) board (2)

Person: Robert J. Smith II

DBLP DBLP: II:Robert_J=_Smith

Facilitated 1 volumes:

DAC 1981Ed

Contributed to:

DAC 19871987
DAC 19861986
DAC 19851985
DAC 19831983
DAC 19811981
DAC 19801980
DAC 19771977
DAC 19761976
DAC 19741974
DAC 19701970

Wrote 15 papers:

DAC-1987-SmithSS #architecture #parallel #performance #simulation
Faster Architectural Simulation Through Parallelism (JWS, KSS, RJSI), pp. 189–194.
DAC-1986-Smith #logic #parallel #simulation
Fundamentals of parallel logic simulation (RJSI), pp. 2–12.
DAC-1985-GoatesHSH #design
Star’s envoling design environment: a user’s perspective on CAE (GBG, PMH, RJSI, RH), pp. 584–590.
DAC-1985-HefferanSBN
The STE-264 accelerated electronic CAD system (PMH, RJSI, VB, DLN), pp. 352–358.
DAC-1983-Smith #independence #layout
Technology-independent circuit layout (RJSI), pp. 390–393.
DAC-1981-BradyS #layout #optimisation #verification
Verification and optimization for LSI & PCB layout (HNB, RJSI), pp. 365–371.
DAC-1981-DeesS #performance
Performance of interconnection rip-up and reroute strategies (WADJ, RJSI), pp. 382–390.
DAC-1981-TsuiS #multi
A high-density multilayer PCB router based on necessary and sufficient conditions for single row routing (RYT, RJSI), pp. 372–381.
DAC-1980-LorenzettiS #implementation #multi
An implementation of a saturated zone multi-layer printed circuit board router (MJL, RJSI), pp. 255–262.
DAC-1980-SmithSP #component #named #performance
Comet — a fast component placer (VKS, RJSI, PAP), pp. 465–471.
DAC-1977-CageS #multi
A rectangle-probe router for multilayer P.C. boards (WGC, RJSI), pp. 13–22.
DAC-1977-Smith77a #automation #design #re-engineering #tutorial
Software engineering techniques in design automation&madash;a tutorial (RJSI), pp. 495–507.
DAC-1976-WilsonS #comparison
An analytic technique for router comparison (DCW, RJSI), pp. 251–258.
DAC-1974-WilsonS #comparison
An experimental comparison of force directed placement techniques (DCW, RJSI), pp. 194–199.
DAC-1970-SmithT #heuristic #scalability
A simplification heuristic for large flow tables (RJSI, JHT), pp. 47–53.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.