BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × China
1 × United Kingdom
12 × USA
2 × France
3 × Germany
Collaborated with:
V.Bertacco K.Constantinides I.Wagner J.L.Greathouse W.Arthur A.Pellegrini R.Das S.Shyam D.Blaauw T.N.Mudge D.Gajski S.Svoboda J.Burke J.McDonald S.E.Breach G.S.Sohi B.Mehne H.Xin Y.Luo C.LeBlanc B.Calder C.Krintz S.John Zelalem Birhanu Aweke Salessawi Ferede Yitbarek B.Mammo R.Rodriguez J.Clemons A.Jones R.Perricone S.Savarese S.Phadke H.Kaul D.Sylvester M.Mehrara M.Attariyan S.Lee S.Das M.N.Mneimneh F.A.Aloul C.T.Weaver S.Chatterjee K.A.Sakallah R.Qiao M.Hicks Yossi Oren S.Plaza J.A.Blome B.Zhang S.A.Mahlke M.Orshansky R.Smolinski L.Chen X.Fu S.K.S.Hari J.Jiang S.V.Adve Mark Gallagher Lauren Biernacki Shibo Chen Misiker Tadesse Aga A.Harris Zhixing Xu B.Kasikci S.Malik M.Tiwari
Talks about:
base (7) architectur (4) control (4) test (4) scalabl (3) protect (3) design (3) defect (3) microprocessor (2) softwar (2)

Person: Todd M. Austin

DBLP DBLP: Austin:Todd_M=

Contributed to:

CGO 20152015
CGO 20132013
ASPLOS 20122012
DATE 20122012
CGO 20112011
DAC 20112011
DAC 20102010
DATE 20102010
DATE 20072007
ASPLOS 20062006
DAC 20062006
HPCA 20062006
DAC 20052005
DATE 20052005
DAC 20042004
DAC 20012001
ASPLOS 20002000
ASPLOS 19981998
PLDI 19941994
ASPLOS 20162016
ASPLOS 20192019

Wrote 23 papers:

CGO-2015-ArthurMDA #control flow
Getting in control of your control flow with control-data isolation (WA, BM, RD, TMA), pp. 79–90.
CGO-2013-ArthurMRAB #debugging #named #profiling #scalability #security
Schnauzer: scalable profiling for likely security bug sites (WA, BM, RR, TMA, VB), p. 11.
A case for unlimited watchpoints (JLG, HX, YL, TMA), pp. 159–172.
DATE-2012-PellegriniSCFHJAAB #evaluation
CrashTest’ing SWAT: Accurate, gate-level evaluation of symptom-based resiliency solutions (AP, RS, LC, XF, SKSH, JJ, SVA, TMA, VB), pp. 1106–1109.
CGO-2011-GreathouseLAB #analysis #data flow #distributed #scalability
Highly scalable distributed dataflow analysis (JLG, CL, TMA, VB), pp. 277–288.
DAC-2011-ClemonsJPSA #embedded #feature model #named
EFFEX: an embedded processor for computer vision based feature extraction (JC, AJ, RP, SS, TMA), pp. 1020–1025.
DAC-2010-ConstantinidesA #debugging #testing #using
Using introspective software-based testing for post-silicon debug and repair (KC, TMA), pp. 537–542.
DAC-2010-GajskiAS #question #synthesis #what
What input-language is the best choice for high level synthesis (HLS)? (DG, TMA, SS), pp. 857–858.
DATE-2010-PellegriniBA #authentication
Fault-based attack of RSA authentication (AP, VB, TMA), pp. 855–860.
DATE-2007-MehraraASCBA #fault #low cost
Low-cost protection for SER upsets and silicon defects (MM, MA, SS, KC, VB, TMA), pp. 1146–1151.
ASPLOS-2006-ShyamCPBA #fault #low cost #pipes and filters
Ultra low-cost defect protection for microprocessor pipelines (SS, KC, SP, VB, TMA), pp. 73–82.
DAC-2006-WagnerBA #design #logic
Shielding against design flaws with field repairable control logic (IW, VB, TMA), pp. 344–347.
HPCA-2006-ConstantinidesPBZBMAO #architecture #named
BulletProof: a defect-tolerant CMP switch architecture (KC, SP, JAB, BZ, VB, SAM, TMA, MO), pp. 5–16.
DAC-2005-WagnerBA #approach #automation #generative #monitoring #named #process #testing
StressTest: an automatic approach to test generation via activity monitors (IW, VB, TMA), pp. 783–788.
DATE-2005-KaulSBMA #design #fault
DVS for On-Chip Bus Designs Based on Timing Error Correction (HK, DS, DB, TNM, TMA), pp. 80–85.
DAC-2004-Austin #architecture #design #robust
Designing robust microarchitectures (TMA), p. 78.
DAC-2004-LeeDBABM #architecture #simulation
Circuit-aware architectural simulation (SL, SD, VB, TMA, DB, TNM), pp. 305–310.
DAC-2001-MneimnehAWCSA #hybrid #scalability #verification
Scalable Hybrid Verification of Complex Microprocessors (MNM, FAA, CTW, SC, KAS, TMA), pp. 41–46.
ASPLOS-2000-BurkeMA #architecture #encryption #performance #symmetry
Architectural Support for Fast Symmetric-Key Cryptography (JB, JM, TMA), pp. 178–189.
Cache-Conscious Data Placement (BC, CK, SJ, TMA), pp. 139–149.
PLDI-1994-AustinBS #array #detection #fault #performance #pointer
Efficient Detection of All Pointer and Array Access Errors (TMA, SEB, GSS), pp. 290–301.
ASPLOS-2016-AwekeYQDHOA #named
ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks (ZBA, SFY, RQ, RD, MH, YO, TMA), pp. 743–755.
ASPLOS-2019-GallagherBCAYAH #architecture #named
Morpheus: A Vulnerability-Tolerant Secure Architecture Based on Ensembles of Moving Target Defenses with Churn (MG, LB, SC, ZBA, SFY, MTA, AH, ZX, BK, VB, SM, MT, TMA), pp. 469–484.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.