BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Italy
1 × USA
3 × France
5 × Germany
Collaborated with:
F.Fummi N.Bombieri L.D.Guglielmo S.Vinco G.D.Guglielmo A.Danese T.Ghasempouri M.Becker W.Müller P.Destro R.Filippozzi F.Stefanni M.Hampton F.Letombe G.B.Defo T.Xie M.Borgatti A.Capello U.Rossi J.Lambert I.Moussa
Talks about:
verif (7) design (6) base (5) tlm (5) rtl (5) assert (4) model (4) system (3) refin (3) embed (3)

Person: Graziano Pravadelli

DBLP DBLP: Pravadelli:Graziano

Contributed to:

DATE 20152015
DATE 20122012
DAC 20102010
DATE 20102010
DATE 20092009
DATE 20082008
DATE 20072007
DATE 20062006
SFM 20062006
DATE 20052004

Wrote 15 papers:

DATE-2015-BombieriFPS #abstraction #verification
RTL property abstraction for TLM assertion-based verification (NB, RF, GP, FS), pp. 85–90.
DATE-2015-DaneseGP #automation #behaviour #execution #modelling
Automatic extraction of assertions from execution traces of behavioural models (AD, TG, GP), pp. 67–72.
DATE-2012-BeckerDFMPV #embedded #evolution #modelling #named #scalability #verification
MOUSSE: Scaling modelling and verification to complex Heterogeneous Embedded Systems evolution (MB, GBD, FF, WM, GP, SV), pp. 296–299.
DATE-2012-GuglielmoGFP #design #embedded #modelling #verification
Enabling dynamic assertion-based verification of embedded software through model-driven design (GDG, LDG, FF, GP), pp. 212–217.
DAC-2010-BombieriFP #abstraction #embedded
Abstraction of RTL IPs into embedded software (NB, FF, GP), pp. 24–29.
DATE-2010-BeckerGF0PX #design #refinement
RTOS-aware refinement for TLM2.0-based HW/SW designs (MB, GDG, FF, WM, GP, TX), pp. 1053–1058.
DATE-2010-GuglielmoFP #analysis
Vacuity analysis for property qualification by mutation of checkers (LDG, FF, GP), pp. 478–483.
DATE-2009-BombieriFPHL #functional #verification
Functional qualification of TLM verification (NB, FF, GP, MH, FL), pp. 190–195.
DATE-2009-BombieriFPV #generative
Correct-by-construction generation of device drivers based on RTL testbenches (NB, FF, GP, SV), pp. 1500–1505.
DATE-2008-BombieriFP #communication #interface
A Mutation Model for the SystemC TLM 2.0 Communication Interfaces (NB, FF, GP), pp. 396–401.
DATE-2007-BombieriFP #design #functional #incremental #refinement #validation
Incremental ABV for functional validation of TL-to-RTL design refinement (NB, FF, GP), pp. 882–887.
DATE-2007-DestroFP #refinement #thread
A smooth refinement flow for co-designing HW and SW threads (PD, FF, GP), pp. 105–110.
DATE-2006-BombieriFP #evaluation #on the #reuse #verification
On the evaluation of transactor-based verification for reusing TLM assertions and testbenches at RTL (NB, FF, GP), pp. 1007–1012.
SFM-2006-BombieriFP #design #hardware #simulation #verification
Hardware Design and Simulation for Verification (NB, FF, GP), pp. 1–29.
DATE-2005-BorgattiCRLMFP04 #configuration management #design #multi #verification
An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems (MB, AC, UR, JLL, IM, FF, GP), pp. 266–271.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.