BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
1 × Germany
6 × USA
Collaborated with:
S.Pasricha M.A.Makhzan A.V.Veidenbaum M.K.Tavana M.H.Hajkazemi V.Kontorinis D.M.Tullsen A.R.Ashammagari H.Mahmoodi H.Tajik N.Dutt A.Sasan A.M.Eltawil F.J.Kurdahi D.Pathak I.Savidis A.Shayan T.Lin
Talks about:
core (5) dynam (4) heterogen (3) frequenc (3) perform (3) scale (3) temperatur (2) processor (2) resourc (2) process (2)

Person: Houman Homayoun

DBLP DBLP: Homayoun:Houman

Contributed to:

DAC 20152015
DAC 20142014
DATE 20142014
DAC 20132013
HPCA 20122012
DATE 20092009
DAC 20082008
LCTES 20082008

Wrote 8 papers:

DAC-2015-TavanaHPSH #named #scalability
ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling (MKT, MHH, DP, IS, HH), p. 6.
Enabling Dynamic Heterogeneity Through Core-on-Core Stacking (VK, MKT, MHH, DMT, HH), p. 6.
DATE-2014-AshammagariMH #configuration management #design #functional #performance #power management
Exploiting STT-NV technology for reconfigurable, high performance, low power, and low temperature functional unit design (ARA, HM, HH), pp. 1–6.
DAC-2013-TajikHD #3d #architecture #manycore #named #process
VAWOM: temperature and process variation aware wearout management in 3D multicore architecture (HT, HH, ND), p. 8.
HPCA-2012-HomayounKSLT #3d
Dynamically heterogeneous cores through 3D resource pooling (HH, VK, AS, TWL, DMT), pp. 323–334.
DATE-2009-SasanHEK #process #scalability
Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling (AS, HH, AME, FJK), pp. 911–916.
DAC-2008-HomayounPMV #embedded #energy #performance #scalability
Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency (HH, SP, MAM, AVV), pp. 68–71.
LCTES-2008-HomayounPMV #adaptation #embedded #energy #performance
Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors (HH, SP, MAM, AVV), pp. 71–78.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.