BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
14 × USA
Collaborated with:
M.Kamon L.M.Silveira Y.Massoud K.S.Kundert M.Chou K.Nabors N.A.Marques R.Telichevesky L.Daniel J.R.Phillips D.MacMillen O.J.Nastov D.Vasilyev M.Rewienski Z.Zhu B.Song A.L.Sangiovanni-Vincentelli J.Kanapka J.Li F.Wang T.Korsmeyer M.J.Tsuk J.E.Toettcher A.Castillo B.Tidor X.Hu J.H.Lee J.Kawa H.Levy W.Scott S.S.Majors T.Bustami A.Ghosh S.Devadas K.Keutzer D.Feng I.M.Elfadel M.Chilukuri
Talks about:
effici (10) interconnect (9) analysi (8) extract (7) model (7) circuit (6) approach (5) induct (5) order (5) fast (5)

Person: Jacob White

DBLP DBLP: White:Jacob

Contributed to:

DAC 20112011
DAC 20052005
DAC 20042004
DAC 20032003
DAC 20022002
DAC 20012001
DAC 20002000
DAC 19991999
DAC 19981998
DATE 19981998
DAC 19961996
DAC 19951995
DAC 19941994
DAC 19931993
DAC 19921992

Wrote 26 papers:

DAC-2011-ToettcherCTW #analysis #constraints
Biochemical oscillator sensitivity analysis in the presence of conservation constraints (JET, AC, BT, JW), pp. 806–811.
DAC-2005-HuLWD #analysis #integration #novel #using
Analysis of full-wave conductor system impedance over substrate using novel integration techniques (XH, JHL, JW, LD), pp. 147–152.
DAC-2004-White #challenge #design
CAD challenges in BioMEMS design (JW), pp. 629–632.
DAC-2003-VasilyevRW #algorithm #generative #modelling
A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS (DV, MR, JW), pp. 490–495.
DAC-2003-ZhuSW #3d #algorithm #geometry #performance
Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries (ZZ, BS, JW), pp. 712–717.
DAC-2002-MassoudW #approach
Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials (YM, JW), pp. 552–555.
DAC-2001-DanielSW #analysis #performance #using
Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect (LD, ALSV, JW), pp. 563–566.
DAC-2001-MassoudKMW #analysis #difference #induction #modelling
Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk (YM, JK, DM, JW), pp. 804–809.
DAC-2000-KanapkaPW #performance
Fast methods for extraction and sparsification of substrate coupling (JK, JRP, JW), pp. 738–743.
DAC-2000-LevySMW #analysis #performance
A rank-one update method for efficient processing of interconnect parasitics in timing analysis (HL, WS, DM, JW), pp. 75–78.
DAC-1999-FengPNKW #approach #performance
Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach (DF, JRP, KN, KSK, JW), pp. 635–640.
DAC-1999-KamonMMSW #3d #analysis #modelling
Interconnect Analysis: From 3-D Structures to Circuit Models (MK, NAM, YM, LMS, JW), pp. 910–914.
DAC-1999-LiWW #approach #equation #generative #modelling #performance
An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect (JRL, FW, JW), pp. 1–6.
DAC-1999-NastovW
Time-Mapped Harmonic Balance (OJN, JW), pp. 641–646.
DAC-1998-ChouW #equation #multi #parametricity
Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC’s (MC, JW), pp. 20–25.
DAC-1998-MarquesKWS #3d #modelling #performance
A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects (NAM, MK, JW, LMS), pp. 297–302.
DAC-1998-MassoudMBW #layout
Layout Techniques for Minimizing On-Chip Interconnect Self Inductance (YM, SSM, TB, JW), pp. 566–571.
DATE-1998-MarquesKWS #3d #algorithm #modelling #order #performance #reduction
An Efficient Algorithm for Fast Parasitic Extraction and Passive Order Reduction of 3D Interconnect Models (NAM, MK, JW, LMS), pp. 538–543.
DAC-1996-TelicheveskyKW #analysis #performance
Efficient AC and Noise Analysis of Two-Tone RF Circuits (RT, KSK, JW), pp. 292–297.
DAC-1995-ChouKW #3d #approach #simulation #using
Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach (MC, TK, JW), pp. 485–490.
DAC-1995-SilveiraKW #3d #modelling #performance
Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures (LMS, MK, JW), pp. 376–380.
DAC-1995-TelicheveskyKW #analysis #performance
Efficient Steady-State Analysis Based on Matrix-Free Krylov-Subspace Methods (RT, KSK, JW), pp. 480–484.
DAC-1994-SilveiraEWCK #approach #performance #simulation #using
An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data (LMS, IME, JW, MC, KSK), pp. 634–639.
DAC-1993-KamonTW #3d #multi #named
FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program (MK, MJT, JW), pp. 678–683.
DAC-1992-GhoshDKW #estimation #process
Estimation of Average Switching Activity in Combinational and Sequential Circuits (AG, SD, KK, JW), pp. 253–259.
DAC-1992-NaborsW #3d #algorithm #multi
Multipole-Accelerated 3-D Capacitance Extraction Algorithms for Structures with Conformal Dielectrics (KN, JW), pp. 710–715.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.