BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × China
1 × Germany
1 × Turkey
19 × USA
3 × France
Collaborated with:
R.G.Dreslinski D.Blaauw D.Sylvester B.L.Jacob K.Flautner K.Olukotun S.A.Mahlke T.Kgil M.Woh R.Das R.Uhlig S.K.Reinhardt T.M.Austin A.Hormati Y.Choi G.Blake D.Roberts A.C.Cheng G.S.Tyson C.Lefurgy E.Piccininni D.V.Campenhout J.P.Hayes I.K.Chen J.T.Coffey K.A.Sakallah S.Jeloka S.Satpathy B.Giridhar Y.Kang N.Abeyratne K.Sewell E.Karl D.Nagle S.Sechrest M.Upton T.Huff R.B.Brown R.A.Rutenbar R.M.Lougheed D.E.Atkins J.Hauswald A.Rovinski L.Tang J.Mars M.Samadi Y.Lin N.Chong R.Bai N.S.Kim H.Kaul A.Gutierrez M.Cieslak L.Ceze S.Rao S.Lee S.Das V.Bertacco N.R.Pinckney D.Fick D.Kershaw M.Kudlur R.M.Rabbah Cao Gao Q.Li S.Seo Y.Park C.Chakrabarti S.D'Souza A.G.Saidi N.L.Binkert M.A.Laurenzano Y.Zhang C.Li A.Khurana V.Petrucci
Talks about:
high (5) perform (4) design (4) comput (4) microprocessor (3) parallel (3) circuit (3) switch (3) stream (3) server (3)

Person: Trevor N. Mudge

DBLP DBLP: Mudge:Trevor_N=

Contributed to:

ASPLOS 20152015
ASPLOS 20142014
DAC 20142014
HPCA 20132013
DAC 20122012
ASPLOS 20112011
DATE 20112011
HPCA 20112011
ASPLOS 20102010
CGO 20092009
DATE 20092009
ASPLOS 20062006
DAC 20062006
DATE 20052005
DAC 20042004
OSDI 20022002
ASPLOS 20002000
HPCA 20002000
DAC 19991999
ASPLOS 19981998
HPCA 19971997
ASPLOS 19961996
ASPLOS 19941994
DAC 19901990
DAC 19871987
DAC 19821982
ASPLOS 20172017

Wrote 33 papers:

ASPLOS-2015-HauswaldLZLRKDM #named
Sirius: An Open End-to-End Voice and Vision Personal Assistant and Its Implications for Future Warehouse Scale Computers (JH, MAL, YZ, CL, AR, AK, RGD, TNM, VP, LT, JM), pp. 223–238.
ASPLOS-2014-GutierrezCGDCM #3d #design #physics
Integrated 3D-stacked server designs for increasing physical density of key-value stores (AG, MC, BG, RGD, LC, TNM), pp. 485–498.
Quality-of-Service for a High-Radix Switch (NA, SJ, YK, DB, RGD, RD, TNM), p. 6.
DAC-2014-RaoJDBDM #named #performance
VIX: Virtual Input Crossbar for Efficient Switch Allocation (SR, SJ, RD, DB, RGD, TNM), p. 6.
HPCA-2013-AbeyratneDLSGDBM #scalability #symmetry #towards
Scaling towards kilo-core processors with asymmetric high-radix topologies (NA, RD, QL, KS, BG, RGD, DB, TNM), pp. 496–507.
DAC-2012-PinckneySDFMSB #performance
Assessing the performance limits of parallelized near-threshold computing (NRP, KS, RGD, DF, TNM, DS, DB), pp. 1147–1152.
DAC-2012-SatpathyDDMSB #multi #quality #self
High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service (SS, RD, RGD, TNM, DS, DB), pp. 406–411.
DAC-2012-SeoDWPCMBM #architecture #process
Process variation in near-threshold wide SIMD architectures (SS, RGD, MW, YP, CC, SAM, DB, TNM), pp. 980–987.
ASPLOS-2011-HormatiSWMM #named #programming
Sponge: portable stream programming on graphics engines (AH, MS, MW, TNM, SAM), pp. 381–392.
DATE-2011-WohSDKSBM #power management
Low power interconnects for SIMD computers (MW, SS, RGD, DK, DS, DB, TNM), pp. 600–605.
HPCA-2011-BlakeDM #scheduling #transaction
Bloom Filter Guided Transaction Scheduling (GB, RGD, TNM), pp. 75–86.
ASPLOS-2010-HormatiCWKRMM #named #streaming
MacroSS: macro-SIMDization of streaming applications (AH, YC, MW, MK, RMR, TNM, SAM), pp. 285–296.
CGO-2009-ChoiLCMM #compilation #embedded #manycore #realtime
Stream Compilation for Real-Time Embedded Multicore Systems (YC, YL, NC, SAM, TNM), pp. 210–220.
DATE-2009-RobertsKM #energy #memory management #using
Using non-volatile memory to save energy in servers (DR, TK, TNM), pp. 743–748.
ASPLOS-2006-KgilDSBDMRF #3d #energy #multi #named #performance #using
PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor (TK, SD, AGS, NLB, RGD, TNM, SKR, KF), pp. 117–128.
DAC-2006-KarlBSM #modelling #reliability
Reliability modeling and management in dynamic microprocessor-based systems (EK, DB, DS, TNM), pp. 1057–1060.
DATE-2005-BaiKKSM #multi #trade-off
Power-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage (RB, NSK, TK, DS, TNM), pp. 650–651.
DATE-2005-KaulSBMA #design #fault
DVS for On-Chip Bus Designs Based on Timing Error Correction (HK, DS, DB, TNM, TMA), pp. 80–85.
DAC-2004-ChengTM #embedded #named #synthesis
FITS: framework-based instruction-set tuning synthesis for embedded application specific processors (ACC, GST, TNM), pp. 920–923.
DAC-2004-LeeDBABM #architecture #simulation
Circuit-aware architectural simulation (SL, SD, VB, TMA, DB, TNM), pp. 305–310.
OSDI-2002-FlautnerM #automation #linux #named
Vertigo: Automatic Performance-Setting for Linux (KF, TNM), pp. 105–116.
ASPLOS-2000-FlautnerURM #concurrent #interactive #parallel #performance #thread
Thread Level Parallelism and Interactive Performance of Desktop Applications (KF, RU, SKR, TNM), pp. 129–138.
HPCA-2000-LefurgyPM #runtime
Reducing Code Size with Run-Time Decompression (CL, EP, TNM), pp. 218–228.
DAC-1999-CampenhoutMH #design #generative #pipes and filters #testing #verification
High-Level Test Generation for Design Verification of Pipelined Microprocessors (DVC, TNM, JPH), pp. 185–188.
ASPLOS-1998-JacobM #memory management
A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations (BLJ, TNM), pp. 295–306.
Software-Managed Address Translation (BLJ, TNM), pp. 156–167.
ASPLOS-1996-ChenCM #analysis #branch #predict
Analysis of Branch Prediction Via Data Compression (ICKC, JTC, TNM), pp. 128–137.
ASPLOS-1994-UhligNMS #simulation
Trap-driven Simulation with Tapeworm II (RU, DN, TNM, SS), pp. 132–144.
ASPLOS-1994-UptonHMB #resource management
Resource Allocation in a High Clock Rate Microprocessor (MU, TH, TNM, RBB), pp. 98–109.
DAC-1990-SakallahMO #analysis #design
Analysis and Design of Latch-Controlled Synchronous Digital Circuits (KAS, TNM, KO), pp. 111–117.
DAC-1987-OlukotunM #parallel
A Preliminary Investigation into Parallel Routing on a Hypercube Computer (KO, TNM), pp. 814–820.
DAC-1982-MudgeRLA #image #layout #validation
Cellular image processing techniques for VLSI circuit layout validation and routing (TNM, RAR, RML, DEA), pp. 537–543.
ASPLOS-2017-KangHGRMMT #collaboration #mobile #named
Neurosurgeon: Collaborative Intelligence Between the Cloud and Mobile Edge (YK, JH, CG, AR, TNM, JM, LT), pp. 615–629.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.